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Abstract— In this paper, a thorough analysis of the jitter
behavior of a Delay Locked Loop (DLL) based clock multi-
plying architecture is presented. The noise sources that are
included in the analysis are the noise of the delay elements,
the reference jitter and the noise of the Phase Frequency
Detector and Charge Pump combination. It is shown that
the effect of all noise sources on the output timing jitter can
be minimized by minimizing the loop gain of the DLL. This
means that the loop is merely used to tune the delay of the
Delay Line to a nominal value of exactly one reference input
period; the loop is ineffective in filtering jitter. The analysis
results are verified using high-level simulations, with good
agreement.
I. INTRODUCTION
A very important building block in almost all digital
and mixed signal Integrated Circuits is the clock multi-
plier. This building block multiplies the incoming refer-
ence clock frequency by a certain factor. An important
reason for clock multiplication is often that no crystals are
available with a clock frequency as high as needed on-chip.
Another application of clock multiplication lies in the fact
that it often saves power to transport the clock from chip to
chip at a frequency that is lower than the on-chip clock fre-
quency, making clock multiplication at the receiving end
necessary. Also, when parallel data is to be serialized us-
ing a multiplexer, clock multiplication is needed to time
the outgoing bits. In all these applications, the quality of
the multiplied clock with respect to timing jitter is an im-
portant specification.
An often encountered and well-known architecture used
to realize the clock multiplier is the Integer-N PLL. In
this architecture, a Voltage Controlled Oscillator (VCO)
is locked to a clean reference clock. A frequency divider
in the feedback loop is used to make the VCO run at a
frequency that is an integer multiple of the reference fre-
quency.
Recently, architectures based on a Delay Locked Loop
(DLL) have been successfully used as Clock Multipliers
[1][2]. In this architecture, which is schematically shown
in Figure 1, a Voltage Controlled Delay Line (VCDL) in-
stead of a VCO is locked to the clean reference. The extra
timing information needed to generate the high frequency
clock is now obtained by using a Delay Line that consists
of multiple tuneable delay elements, thus generating mul-
tiple phases of the low frequency clock. These phases are
then combined into one high frequency clock using a cir-
cuit that is referred to as Edge Combiner. Note that this
technique is only applicable if the multiplication ratio is a
constant integer number. The advantage of the DLL based
architecture is that the Delay Line is ‘reset’ with respect
to jitter every time a new reference edge is applied at the
input, whereas in the VCO of a PLL, the jitter accumulates
[3].
Fig. 1. The DLL-based architecture
Because of the low jitter that is demanded of the multi-
plied clock, it is important to be able to calculate the ex-
pected jitter of the DLL architecture as a function of DLL
design parameters. In [3] a design equation with respect
to DLL jitter is derived. The only source of jitter that is
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taken into account, though, is the jitter that is generated
in the Delay Line of the DLL. In practice, there are more
jitter sources. The loop components other than the Delay
Line will also be influenced by noise, which is reflected
through the loop to the output of the DLL. Also, the jitter
that is present on the reference clock will be measurable as
DLL output jitter.
In this paper, the timing jitter of a DLL is analyzed,
also taking into account the other before mentioned noise
sources in order to offer a more complete set of design
equations from which the DLL output jitter can be pre-
dicted. This is done by first composing a mathematical
model of difference equations describing the DLL behav-
ior. The output jitter due to different noise sources is then
analyzed in the time domain directly.
In section II of this paper, the DLL architecture and the
Edge Combination process are described briefly. A mathe-
matical model of the DLL is proposed in section III, which
is then used to calculate the effect of the Delay Line noise,
the PFD/CP noise and the reference jitter on the DLL out-
put jitter. To verify these results, a DLL simulation model
is shown in section IV, along with results of performed
simulations. The paper concludes in Section V with a sum-
mary of the results.
II. THE DLL ARCHITECTURE
Figure 1 shows the general architecture of a DLL with
edge combiner. The loop itself consists of a Phase Fre-
quency Detector (PFD) that is combined with a Charge
Pump (CP). The loop filter consists of a simple capacitor
that integrates the charge pulses coming from the CP. In a
PLL such a simple filter would lead to stability problems
because of the integrating function of the VCO used in a
PLL; in a DLL however there is no pure integrator other
than the CP combined with the loop filter capacitor, which
guarantees stability.
The basic idea behind a DLL-based clock multiplier is
that the reference input is delayed using a Delay Line with
multiple output taps, as shown in Figure 3. The total delay
of the line is controlled by the loop to be equal to the in-
put period of the reference clock. The different output taps
now deliver different phases of a clock that has a frequency
equal to the input reference. These extra clock phases con-
tain extra timing information that can be combined into
one clock with a frequency that is an integer multiple of
that of the reference clock. This has been illustrated in
Figure 2.
If only the rising edges of the different clock phases are
used to generate both the rising and falling edges of the
generated clock, it is easy to show that the number of out-
put taps needed, is equal to twice the frequency multipli-
Fig. 2. The edge combination process for N = 4, using only
rising edges to generate the output clock
cation factor. In some cases it is possible to also use the
falling edges of the different clock phases to generate tim-
ing information. This will however cause timing informa-
tion that is dependent on the duty cycle of the reference,
which might form a problem in some applications.
It is also possible to generate the rising edges of the out-
put signal directly from the rising edges of the different
clock phases, while the falling edges of the output signal
are generated by the use of a resonator, as described in [1].
A disadvantage of this method is that an inductor is used,
which consumes area and is more difficult to port to newer
technologies than a purely digital solution.
In this paper, we assume that only the rising edges of the
different clock phases are used without a resonator (Figure
2 being an example of this), and thus the number of delay
cells M in the Delay Line equals:
M = 2N (1)
where N is the ratio between the output frequency of the
edge combiner and the incoming reference frequency.
III. THE DLL JITTER ANALYSIS
This section describes the actual analysis of the DLL Jit-
ter. To calculate the effect of noise sources in the different
building blocks of the DLL architecture, the loop behavior
has to be taken into account. This is done here using differ-
ence equations describing the loop mathematically. These
difference equations are then used to calculate the variance
of the jitter in the time domain directly. First, the DLL out-
put jitter due to the internal Delay Line noise is analyzed.
Then, the jitter resulting from the circuit noise of the Phase
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Frequency Detector and the Charge Pump is analyzed. Fi-
nally, the jitter originating from a polluted reference signal
source is calculated.
A. Mathematical model of the DLL with Noisy Building
Blocks
First, a set of difference equations describing the DLL
behavior is derived. This equation set is then used to ana-
lyze the jitter originating from the different noise sources
of the DLL and the reference signal source.
To be able to calculate the ‘jitter’, first a quantitative
definition of jitter is needed. There are many different def-
initions for jitter available in literature. In this work, a very
simple and intuitive definition will be used:
Jitter is the random deviation in time of the zero-crossings
of a certain generated clock with respect to corresponding
zero-crossings of an ideal clock. The ideal clock has zero-
crossings that are separated by a constant amount of time
which equals the mean period of the generated clock.
For the stochastic DLL jitter analysis, the model shown
in Figure 3 is used. Naturally, the ‘ideal clock’ is no part
of the actual DLL; it is merely being shown to illustrate
the concept of jitter that is being used here.
The Phase Frequency Detector compares the zero-
crossing times of the reference to those of the last tap of
the Delay Line. It is assumed is that the loop has success-
fully locked to the state in which the Delay Line delays the
input signal by one period time of the reference clock. The
Charge Pump converts the measured time difference into a
charge which is pumped into the loop filter (a simple ca-
pacitor), which integrates this charge. The quantity q (n)
denotes this amount of charge. Note that parameter n is
used to indicate the period number of the input clock; this
variable is used in the difference equations that are derived
shortly.
The tuning voltage v
c
determines the delay of the Delay
Line d
tot
according to:
d
tot
= T
0
 K
d
v
c
+d
tot
(2)
where T
0
is the delay of the Delay Line for a tuning voltage
of zero volts and d
tot
is the jitter added by the Delay
Line. For convenience, the assumption is made that T
0
equals the period time of the clock T
S
. This simplifies
analysis, while the results of the jitter calculations do not
depend on the value of T
0
(it is comparable to a DC biasing
point).
Deviations in the tuning voltage, as well as jitter added
by the delay cells will result in jitter on the taps of the
Delay Line. Also jitter present on the reference clock that
is fed into the Delay Line is directly measurable as jitter
Fig. 3. The DLL-model that is used; the ideal clock illustrates
the jitter definition used here
on the output taps. The effect of both the tuning voltage
errors and the jitter added by the delay cells will be worst
at the last output tap of the Delay Line, which means the
jitter variance will be highest at the last output tap. This
holds as long as we assume that the jitter contributed in a
certain period of the input clock by a certain delay cell is
neither correlated to that delivered by another delay cell,
nor by previous jitter contributions of the same delay cell.
We also assume that jitter added by the reference source
is uncorrelated to the reference jitter history. Because we
now know that the jitter variance will be highest at the last
output tap, this is the only tap of which the jitter will be
analyzed here.
The total amount of jitter at the last tap t
M
can be
expressed as:
t
M
=  K
d
v
c
+
M
X
l=1
d
l
+t
ref
(3)
where d
l
is the jitter added by the l-th delay cell and M
is the total number of delay cells. The term t
ref
denotes
the jitter on the input reference. This term appears because
the jitter that is put in the Delay Line will appear on the
output taps as well.
Now a set of difference equations describing the system
of Figure 3 can be formulated:
q (n) = I
CP
ft
M
(n) t
ref
(n) + t
PFD
(n)g+
+ q
noise
(n) (4a)
v
c
(n) = v
c
(n  1) +
q (n  1)
C
f
(4b)
t
M
(n) =  K
d
v
c
(n) +
M
X
l=1
d
l
(n) + t
ref
(n  1)
(4c)
In these equations, q (n) is the charge that the Charge
Pump pumps into the loop filter after input period number
n with q
noise
denoting the part of that charge caused by
a noisy Charge Pump, I
CP
is the Charge Pump current,
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t
M
(n) is the jitter of the last (M -th) output tap of the
Delay Line after the n-th input period, t
PFD
(n) is the
detection error that the Phase Frequency Detector makes
due to its input referred voltage noise, which will be dis-
cussed in more detail later. The control voltage of the De-
lay Line during the n-th input period is denoted by v
c
(n).
This set of difference equations is used in the follow-
ing, first to calculate the amount of jitter originating from
the noise of the delay cells, then to calculate the jitter due
to the noise in the Phase Frequency Detector and Charge
Pump circuitry, and finally to analyze the effect of refer-
ence jitter.
B. DLL Output Jitter due to Delay Line Noise
In this section the jitter that will result at the different
output taps of the Delay Line due to its own jitter is ana-
lyzed, using the set of difference equations (4). To isolate
the effect of the delay cell noise, the other noise sources are
neglected, assuming that the effect of these may be added
later using superposition. This is allowed as long as the
noise sources are not correlated and superposition holds,
which seems reasonable as long as the jitter remains low.
Also assumed is that the jitter contributed in a certain pe-
riod of the input clock by a certain delay cell is neither
correlated to that delivered by another delay cell, nor by
previous jitter contributions of the same delay cell.
If (4a) is substituted in (4b), the set of difference equa-
tions can now be written as:
v
c
(n) = v
c
(n  1) +
I
CP
C
f
t
M
(n  1) (5a)
t
M
(n) =  K
d
v
c
(n) +
M
X
l=1
d
l
(n) (5b)
neglecting all noise sources except the jitter caused by the
delay cell noise.
Following the method described in the Appendix, we
can find the variance of the signal t
M
, which is the jitter
variance of the last output tap of the DLL:

2
t
M
= 
2
d
l
M
2
2  "
(6)
with the so called loop gain " defined as [3]:
" 
I
CP
K
d
C
f
(7)
Note that (6) is in agreement with the result achieved in
[3].
It is important to note that the jitter is lowest for low val-
ues of the DLL loop gain ", in which case the jitter would
be equal to that of a Delay Line that is not controlled by
a loop. This shows that the function of the control loop is
not to remove jitter from the Delay Line but merely to tune
the total delay of the Delay Line to the desired value.
This result can be intuitively explained by noting that
for low frequency components of the delay cell noise, the
loop indeed filters the jitter. For the high frequency com-
ponents however, the delayed correction of the loop actu-
ally amplifies the noise energy via the Delay Line control
voltage v
c
. The output jitter would be lowest if no control
action would be taken in that case, as it will be too late to
correct for the high frequency part of the noise. According
to (6), the net result is that the total jitter at the output will
always be higher than the jitter of an uncontrolled Delay
Line.
C. DLL Output Jitter due to PFD and CP noise
Apart from the jitter that is generated by the Delay Line,
the loop components that take care of the feedback mech-
anism also introduce jitter. This is because the detection
of the time difference between the reference signal and the
Delay Line output signal is not perfect in practice.
First, the Phase Frequency Detector (PFD) that has to
detect zero-crossings is realized using noisy elements. The
internal noise of the Phase Frequency Detector can be cal-
culated back to the input as a voltage noise, which influ-
ences the moment in time that the PFD generates its output
signals and thus the charge that is integrated on the loop
capacitor, if one assumes that the incoming edges are not
infinitely steep.
Also, the Charge Pump (CP) generates jitter as the
charge that is pumped into the loop capacitor is noisy, be-
cause the switched current sources inside the CP are noisy
in a realistic implementation.
The jitter variance at the last output tap (numbered M )
will be highest, as was the case for jitter caused by the
Delay Line noise. This is because the jitter is caused by
deviations in the control voltage of the Delay Line, which
causes similar deviations in the delay of each delay cell.
The effect of this is cumulative.
To simplify calculations, the CP noise is calculated back
to the input of the Phase Frequency Detector as an equiva-
lent time error:
t
0
PFD
(n)  t
PFD
(n) +
q
noise
(n)
I
CP
(8)
Assuming all noise sources absent except the PFD and
CP noise and using the definition of t0
PFD
that is given
in the previous equation, the set of difference equations (4)
can be written as:
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vc
(n) = v
c
(n  1) +
I
CP
C
f
t
M
(n  1)+
+
I
CP
C
f
t
0
PFD
(n  1) (9a)
t
M
(n) =  K
d
v
c
(n) (9b)
Using a method similar to the calculation of the jitter
due to Delay Line noise as described in the Appendix, the
variance of the output jitter is calculated. This results in:

2
t
M
= 
2
t
0
PFD
"
2  "
(10)
From this equation it is apparent that a small loop gain "
is beneficial for the DLL output jitter that is caused by the
Phase Frequency Detector and the Charge Pump. The gain
of the Delay Line should however be large enough to com-
pensate for process spread and temperature variations; the
Charge Pump current can not be chosen too small because
of the jitter resulting from mismatch in the Charge Pump.
This means that the loop filter capacitor should be made
large at the cost of area, in order to maintain a reasonably
low loop gain.
D. DLL Output Jitter due to Reference Jitter
Although it is a well-known fact that a DLL is not a
suitable architecture when the reference signal that is ap-
plied to it has jitter of its own, as this is passed directly to
the Delay Line output taps, it is still interesting to calcu-
late the effect of reference jitter to the output, because it is
realistic to assume that the reference signal actually does
contain some jitter (e.g. because of clock buffering).
The loop will compare a certain reference edge with a
delayed version of the previous reference edge. Assuming
the reference jitter to be uncorrelated from period to pe-
riod, this comparison will result in random charge pulses
from the Charge Pump. The effect of these random charge
pulses is a deviation of the control voltage of the Delay
Line, which in turn causes the delay of the delay cells to
deviate from their ideal values. The effect of this will again
be highest at the last output tap of the Delay Line.
The effect of the reference jitter can be calculated using
the set of difference equations (4) that describe the DLL
behavior. The reference jitter is assumed to be the only
present noise source. When other noise sources come into
the picture, this can again be accounted for using superpo-
sition.
Assuming the reference jitter to be the only noise source
yields the following difference equations:
v
c
(n) = v
c
(n  1) +
I
CP
C
f
t
M
(n) 
I
CP
C
f
t
REF
(n)
(11a)
t
M
(n) =  K
d
v
c
(n) +t
REF
(n  1) (11b)
Using a method similar to the one described in the Ap-
pendix, the jitter on the last output tap due to the reference
noise is analyzed, resulting in the following equation:

2
t
m
= 
2
t
REF


1 + 4
"
2  "

(12)
Observing this equation shows that the jitter on the out-
put taps is always more than the reference jitter, which
shows, according to expectance, that a DLL is not suit-
able to filter out reference noise. This equation also shows
that the lower the value of the loop gain ", the lower the
output jitter due to reference jitter.
IV. SIMULATION RESULTS
To verify the jitter predictions that are described in the
previous section, a high level simulation model has been
used. This model is depicted in Figure 4. The three most
important noise sources used in the analysis can be ap-
plied independently. The delay cell noise is modelled by
random uncorrelated delay variations with zero mean. The
Charge Pump noise is modelled by adding white noise to
the Charge Pump current sources. The variance of the
charge that is pumped into the filter is then roughly pro-
portional to the PFD reset time (this is the overlap time of
the up- and down-current sources that is present in realis-
tic PFD designs [4]). The reference buffer that is used is
comparable to the delay cells used in the Delay Line, i.e. it
adds jitter to the reference signal that is uncorrelated from
period to period.
To evaluate the simulated jitter, the clean positive zero
crossings of the reference generator (before polluting it
with jitter by the reference buffer) are compared with those
of the DLL output. The jitter is then calculated as the vari-
ance of the time differences.
The graph shown in Figure 5 shows simulation results
for certain values of the applied noise sources. The solid
lines in this graph show the expected jitter using the equa-
tions that are derived in this paper.
First, simulations were done with only one noise source
turned on with the variances of the other two put to zero.
The graph shows a good agreement between the predicted
and the simulated points. Then, all three noise sources
were turned on to prove that the superposition principle,
that was used as an important assumption throughout the
analysis, was valid (meaning the jitter contribution of the
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Fig. 4. The simulation model
Fig. 5. The simulation results
different noise sources can indeed be added power-wise).
The result of this simulation is also shown in Figure 5,
again showing good agreement with expectations.
The simulation results give confidence in predictions of
DLL output jitter that can be made using the equations de-
rived in this paper.
V. CONCLUSIONS
The DLL jitter analysis has shown that the effect of all
the noise sources in a DLL on the output jitter can be mini-
mized by minimizing the loop gain of the DLL. This shows
that the function of the control loop is not to filter out jitter
(as is the case for a PLL), but merely to tune the value of
the mean delay of the Delay Line to be equal to the refer-
ence period. For a very small loop gain, the DLL behaves
as if uncontrolled with respect to jitter. The minimum DLL
output jitter is then approximately equal to the jitter caused
by the delay cell noise superposed on the jitter that is con-
taminating the reference signal. The jitter caused by the
PFD/CP combination will be negligible for small values of
the DLL loop gain. Note however that the minimum value
of the loop gain is limited in practical designs. The Charge
Pump current can not be taken arbitrarily small because
of mismatch limitations. The gain of the controlled Delay
Line should be large enough to enable tuning out process
and temperature variations. This leaves the value of the
loop filter capacitor as the parameter to minimize the loop
gain, but this value will in practice be limited by area re-
strictions. Other practical issues such as settling behavior
may also limit the minimum value of the loop gain.
APPENDIX
To demonstrate how to obtain the output jitter of a sys-
tem described by difference equations, the calculations
leading to (6) are shown in this Appendix. This equation
can be derived using the set of difference equations given
by (5), which describes the DLL behavior with the delay
cell noise being the only source of jitter. The set of equa-
tions used is repeated here for convenience:
v
c
(n) = v
c
(n  1) +
I
CP
C
f
t
M
(n  1) (13a)
t
M
(n) =  K
d
v
c
(n) +
M
X
l=1
d
l
(n) (13b)
The quantity of interest is the variance of the signal
t
M
. Because the mean of this signal is zero (as this is
a linear system and the noise sources have zero mean), the
variance of t
M
can be written as:

2
t
M
= E
8
<
:
 
 K
d
v
c
(n) +
M
X
l=1
d
l
(n)
!
2
9
=
;
=
= K
2
d
 E
 
v
2
c
(n)

  2K
d
 E
 
v
c
(n)
M
X
l=1
d
l
(n)
!
+
+E
8
<
:
 
M
X
l=1
d
l
(n)
!
2
9
=
;
(14)
Because the variance of the tuning voltage does not de-
pend on the period number n in the locked situation, this
equation can be reduced to:

2
t
M
= E
 
t
2
M

= K
2
d
E
 
v
2
c

+M E
 
d
2
l
 (15a)
taking into account the variables in (14) that are uncorre-
lated.
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This equation shows that in order to relate the variance
of t
M
directly to the delay cell noise variance, the vari-
ance of the tuning voltage v
c
needs to be known. This vari-
ance can be found by using (13a). The following equation
can be derived from it by taking the square on both the left
and the right hand side, followed by equating the expected
value of both sides, taking into account the uncorrelated
variables:
E
 
v
2
c

= E
 
v
2
c

+ 2
I
CP
C
f
E fv
c
(n)t
M
(n)g+
+
I
2
CP
C
2
f
E
 
t
2
M
 (15b)
Note that all expected values are independent of the
value of n; if the equation still features this variable it is
only to clarify the time relationship between two different
variables.
Now there are two equations with three unknowns. To
solve this problem, a new equation can be derived by
adding K
d
v
c
(n) on both sides of (13b), which seemingly
does not give new information. Squaring this equation and
equating the expected value of both the left and the right
hand side, though, actually results in a new independent
equation, making it possible to solve for the tuning voltage
variance:
K
2
d
E
 
v
2
c

+ 2K
d
E fv
c
(n)t
M
(n)g+
+E
 
t
2
M

=ME
 
d
2
l
 (15c)
Finally, solving the set of equations (15) for E  t2
M

results in:
E
 
t
2
M

= E
 
d
2
l


2M
2 
I
CP
K
d
C
f
(16)
An approach similar to the one used in this Appendix
can be used on any of the difference equation sets given in
this paper.
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